0/100
查询一下
手机号
验证码
新密码

MB91F313

32-bit Microcontroller CMOS

制造商

富士通-Fujitsu

Fujitsu-MB91F313.pdf

2021-01-17 21:39:25 更新 780.00KB

资料正在完善中
  • AI对话

  • 发送到邮箱

  • 下载

  • 打开

—— 芯片百科 ——

描述

■ DESCRIPTION
The FR family* is a line of microcontrollers based on a high-performance 32-bit RISC CPU that contains a variety of built-in I/O resources for embedded control applications which require high-performance, high-speed CPU processing. MB91313 series has multiple communication macro channels, suitable for embedded control applications such as TV control.■ FEATURES
1. FR CPU
• 32-bit RISC load/store architecture with a five-stage pipeline
• Operating frequency 33 MHz (oscillator frequency: 16.5 MHz; oscillator frequency multiplier: 2 (PLL clock
multiplication method))
• 16-bit fixed length instructions (basic instructions)
• Instruction execution speed : 1 instruction per cycle
• Instructions including memory-to-memory transfer, bit manipulation, and barrel shift instructions : Instructions suitable for embedded applications
• Function entry/exit instructions and register data multi-load store instructions : Instructions supporting C language
• Register interlock functions : Facilitates assembly-language coding
• On-chip multiplier supported at the instruction level
- Signed 32-bit multiplication : 5 cycles
- Signed 16-bit multiplication : 3 cycles
• Interrupt (PC, PS save) : 6 cycles, 16 priority levels
• Harvard architecture enabling program access and data access to be executed simultaneously
• Instruction prefetch feature implemented using a 4-word queue in the CPU
• Instruction compatible with the FR family

特性

1. FR CPU
• 32-bit RISC load/store architecture with a five-stage pipeline
• Operating frequency 33 MHz (oscillator frequency: 16.5 MHz; oscillator frequency multiplier: 2 (PLL clock
multiplication method))
• 16-bit fixed length instructions (basic instructions)
• Instruction execution speed : 1 instruction per cycle
• Instructions including memory-to-memory transfer, bit manipulation, and barrel shift instructions : Instructions suitable for embedded applications
• Function entry/exit instructions and register data multi-load store instructions : Instructions supporting C language
• Register interlock functions : Facilitates assembly-language coding
• On-chip multiplier supported at the instruction level
- Signed 32-bit multiplication : 5 cycles
- Signed 16-bit multiplication : 3 cycles
• Interrupt (PC, PS save) : 6 cycles, 16 priority levels
• Harvard architecture enabling program access and data access to be executed simultaneously
• Instruction prefetch feature implemented using a 4-word queue in the CPU
• Instruction compatible with the FR family

应用

相关链接

—— 技术参数 ——

—— 技术文章 ——

—— 替代型号 ——

MB91F313

登录后查看更多信息
登录查看
微信号:semi2026
样例

—— 购买渠道 ——

制造商

代理商&分销商

联系我们

工作时间:周一至周五9:00-18:00

联系方式:contact@semiee.com

运营人员微信:semi2026

半导小芯小程序

半导小芯APP

微信公众号

字母索引 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
版权所有:半导科技@2017 SEMIEE 闽ICP备17018418号-1
意见反馈

请选择您要反馈的问题类型*

反馈内容*

联系方式*

已经达到每日限制次数

请联系运营人员提高权限